

WHAT IS CLAIMED IS:

1 1. A method of transferring data from circuitry
2 disposed in a lower frequency clock domain to circuitry
3 disposed in a higher frequency clock domain, said lower
4 frequency clock domain operating with a first clock signal
5 and said higher frequency clock domain operating with a
6 second clock signal, comprising the steps:

7 latching said data in a latch gated by said first
8 clock signal to generate latched data;

9 providing said latched data to a first register in
10 said higher frequency clock domain to generate registered
11 data, said first register operating responsive to a modified
12 clock signal synthesized at least in part from said second
13 clock signal; and

14 providing said registered data to a second register
15 in said higher frequency clock domain to generate a
16 synchronized data output, said second register operating
17 responsive to said second clock signal.

1 2. The method of transferring data as set forth in
2 claim 1, wherein said first and second clock signals are
3 provided at a ratio of [M:N], where N equals the number of
4 cycles of said second clock signal and M equals the number of
5 cycles of said first clock signal and further equals (N-1),
6 said cycles of said first and second clock signals being
7 disposed between two substantially coincident rising edges of
8 said first and second clocks signals that demarcate a
9 coincident edge (CE) interval.

1 3. The method of transferring data as set forth in
2 claim 2, wherein said modified clock signal is manufactured
3 by a logic circuit based on a plurality of intermediary clock
4 signals that are generated based on said second clock signal,
5 and further wherein said intermediary clock signals comprise
6 CHOP_CORE1, CHOP_CORE2, CHOP_CORE3 and CHOP_CORE4 signals, each of
7 which signals is derived in a particular relationship with
8 respect to said second clock signal.

1 4. The method of transferring data as set forth in
2 claim 3, wherein said CHOP_CORE1 signal is generated such that
3 its rising edge is triggered based on an (N-1)th rising edge
4 of said second clock signal in a particular CE interval and
5 its falling edge is triggered based on an (N-M)th rising edge
6 of said second clock signal in a CE interval immediately
7 following said particular CE interval.

1 5. The method of transferring data as set forth in
2 claim 4, wherein said CHOP_CORE2 signal is generated such that
3 its rising edge is triggered based on an (N-M)th falling edge
4 of said second clock signal in said particular CE interval
5 and its falling edge is triggered based on an (N-M)th rising
6 edge of said second clock signal in a CE interval immediately
7 following said particular CE interval.

1 6. The method of transferring data as set forth in
2 claim 5, wherein said CHOP_CORE3 signal is generated such that
3 its falling edge is triggered based on an (N-(M-1))th rising
4 edge of said second clock signal in said particular CE
5 interval and its rising edge is triggered based on an (N-(M-
6 1))th falling edge of said second clock signal in said
7 particular CE interval.

1 7. The method of transferring data as set forth in
2 claim 6, wherein said CHOP_CORE4 signal is generated such that
3 its falling edge is triggered based on an (N-1)th falling
4 edge of said second clock signal in said particular CE
5 interval and its rising edge is triggered based on an Nth
6 rising edge of said second clock signal in said particular CE
7 interval.

1 8. The method of transferring data as set forth in
2 claim 7, wherein said rising edge of said CHOP_CORE1 signal is
3 delayed by a propagation delay of approximately about 400
4 picoseconds from said (N-1)th rising edge of said second
5 clock signal in said particular CE interval.

1 9. The method of transferring data as set forth in
2 claim 8, wherein said falling edge of said CHOP_CORE1 signal
3 is delayed by a propagation delay of approximately about 400
4 picoseconds from said (N-M)th rising edge of said second
5 clock signal in said CE interval immediately following said
6 particular CE interval.

1 10. The method of transferring data as set forth in
2 claim 7, wherein said rising edge of said CHOP_CORE2 signal is
3 delayed by a propagation delay of approximately about 400
4 picoseconds from said (N-M)th falling edge of said second
5 clock signal in said particular CE interval.

1 11. The method of transferring data as set forth in
2 claim 10, wherein said falling edge of said CHOP_CORE2 signal
3 is delayed by a propagation delay of approximately about 400
4 picoseconds from said (N-M)th rising edge of said second
5 clock signal in said CE interval immediately following said
6 particular CE interval.

1 12. The method of transferring data as set forth in
2 claim 7, wherein said falling edge of said CHOP_CORE3 signal
3 is delayed by a propagation delay of approximately about 1200
4 picoseconds from said (N-(M-1))th rising edge of said second
5 clock signal in said particular CE interval.

1 13. The method of transferring data as set forth in
2 claim 12, wherein said rising edge of said CHOP_CORE3 signal
3 is delayed by a propagation delay of approximately about 1200
4 picoseconds from said (N-(M-1))th falling edge of said second
5 clock signal in said particular CE interval.

T04280 "01 patent 650

1 14. The method of transferring data as set forth in
2 claim 7, wherein said falling edge of said CHOP_CORE4 signal
3 is delayed by a propagation delay of approximately about 800
4 picoseconds from said (N-1)th falling edge of said second
5 clock signal in said particular CE interval.

1 15. The method of transferring data as set forth in
2 claim 14, wherein said rising edge of said CHOP_CORE4 signal
3 is delayed by a propagation delay of approximately about 800
4 picoseconds from said Nth rising edge of said second clock
5 signal in said particular CE interval.

1 16. The method of transferring data as set forth in
2 claim 7, wherein said logic circuit is comprised of an OR
3 gate for ORing said CHOP_CORE1 and second clock signals and an
4 AND gate operable to accept said CHOP_CORE2, CHOP_CORE3 and
5 CHOP_CORE4 signals for ANDing with an output generated by said
6 OR gate.

1 17. A method of transferring data across a clock domain
2 boundary, comprising the steps:

3 latching data provided by circuitry disposed in a
4 first frequency domain to generate latched data, said
5 latching step being gated in conjunction with a first clock
6 signal actuating said first frequency domain;

7 providing said latched data to a first register
8 clocked by a modified clock signal that is synthesized based
9 on a second clock signal and four intermediary clock signals
10 derived from said second clock signal, said first register
11 operating to output registered data;

12 providing said registered data to a second register
13 clocked by said second clock signal, said second register
14 operating to generate a data output synchronized to said
15 second clock signal; and

16 providing said data output to circuitry disposed in
17 a second frequency domain actuated by said second clock
18 signal,

19 wherein said first clock signal operates at a lower
20 frequency and said second clock signal operates at a higher
21 frequency, said lower and higher frequencies being related in
22 a ratio of [M:N], where N equals the number of cycles of said
23 second clock signal and M equals the number of cycles of said
24 first clock signal and further equals (N-1), said cycles of
25 said first and second clock signals being disposed between
26 two substantially coincident rising edges of said first and
27 second clocks signals that demarcate a coincident edge (CE)
28 interval.

1 18. The method of transferring data across a clock
2 domain boundary as set forth in claim 17, wherein first
3 frequency domain is a bus clock domain in a computer system.

1 19. The method of transferring data across a clock
2 domain boundary as set forth in claim 18, wherein second
3 frequency domain is a core clock domain in a computer system.

1 20. The method of transferring data across a clock
2 domain boundary as set forth in claim 17, wherein a first
3 intermediary clock signal is generated such that its rising
4 edge is triggered with a propagation delay of about 400
5 picoseconds from an (N-1)th rising edge of said second clock
6 signal in a particular CE interval and its falling edge is
7 triggered with a propagation delay of 400 picoseconds from an
8 (N-M)th rising edge of said second clock signal in a CE
9 interval immediately following said particular CE interval.

1 21. The method of transferring data across a clock
2 domain boundary as set forth in claim 17, wherein a second
3 intermediary clock signal is generated such that its rising
4 edge is triggered with a propagation delay of about 400
5 picoseconds from an (N-M)th falling edge of said second clock
6 signal in a particular CE interval and its falling edge is
7 triggered with a propagation delay of about 400 picoseconds
8 from an (N-M)th rising edge of said second clock signal in a
9 CE interval immediately following said particular CE
10 interval.

1 22. The method of transferring data across a clock
2 domain boundary as set forth in claim 17, wherein a third
3 intermediary clock signal is generated such that its falling
4 edge is triggered with a propagation delay of about 1200
5 picoseconds from an $(N-(M-1))$ th rising edge of said second
6 clock signal in a particular CE interval and its rising edge
7 is triggered with a propagation delay of about 1200
8 picoseconds from an $(N-(M-1))$ th falling edge of said second
9 clock signal in said particular CE interval.

1 23. The method of transferring data across a clock
2 domain boundary as set forth in claim 17, wherein a fourth
3 intermediary clock signal is generated such that its falling
4 edge is triggered with a propagation delay of about 800
5 picoseconds from a $(N-1)$ th falling edge of said second clock
6 signal in a particular CE interval and its rising edge is
7 triggered with a propagation delay of about 800 picoseconds
8 from an N th rising edge of said second clock signal in said
9 particular CE interval.

1 24. A system for transferring data from circuitry
2 disposed in a first clock domain to circuitry disposed in a
3 second clock domain, said first clock domain operating with
4 a first clock signal and said second clock domain operating
5 with a second clock signal, comprising:

6 a latch gated by said first clock signal operable
7 to generate latched data based on data from said circuitry
8 disposed in said first clock domain;

9 a first register disposed in said second clock
10 domain operable to generate registered data upon receiving
11 said latched data from said latch, said first register
12 operating responsive to a modified clock signal synthesized
13 at least in part from said second clock signal;

14 a logic circuit operable to generate said modified
15 clock signal based on said second clock signal and a
16 plurality of intermediary clock signals derived from said
17 second clock signal; and

18 a second register in said second clock domain to
19 generate a synchronized data output upon receiving said
20 registered data, said second register operating responsive to
21 said second clock signal to provide said synchronized data
22 output to said circuitry disposed in said second clock
23 domain.

1 25. The system for transferring data as set forth in
2 claim 24, wherein said first and second clock signals are
3 provided at a ratio of [M:N], where N equals the number of
4 cycles of said second clock signal and M equals the number of
5 cycles of said first clock signal and further equals (N-1),
6 said cycles of said first and second clock signals being
7 disposed between two substantially coincident rising edges of
8 said first and second clocks signals that demarcate a
9 coincident edge (CE) interval.

1 26. The system for transferring data as set forth in
2 claim 25, wherein said intermediary clock signals comprise
3 CHOP_CORE1, CHOP_CORE2, CHOP_CORE3 and CHOP_CORE4 signals, each of
4 which signals is derived in a particular relationship with
5 respect to said second clock signal.

1 27. The system for transferring data as set forth in
2 claim 26, wherein said logic circuit is comprised of an OR
3 gate for ORing said CHOP_CORE1 and second clock signals and an
4 AND gate operable to accept said CHOP_CORE2, CHOP_CORE3,
5 CHOP_CORE4 signals for ANDing with an output generated by said
6 OR gate.

1 28. The system for transferring data as set forth in
2 claim 26, wherein said CHOP_CORE1 signal is generated such
3 that its rising edge is triggered with a propagation delay of
4 about 400 picoseconds from an (N-1)th rising edge of said
5 second clock signal in a particular CE interval and its
6 falling edge is triggered with a propagation delay of about
7 400 picoseconds from an (N-M)th rising edge of said second
8 clock signal in a CE interval immediately following said
9 particular CE interval.

1 29. The system for transferring data as set forth in
2 claim 26, wherein said CHOP_CORE2 clock signal is generated
3 such that its rising edge is triggered with a propagation
4 delay of about 400 picoseconds from an (N-M)th falling edge
5 of said second clock signal in a particular CE interval and
6 its falling edge is triggered with a propagation delay of
7 about 400 picoseconds from an (N-M)th rising edge of said
8 second clock signal in a CE interval immediately following
9 said particular CE interval.

1 30. The system for transferring data as set forth in
2 claim 26, wherein said CHOP_CORE3 signal is generated such
3 that its falling edge is triggered with a propagation delay
4 of about 1200 picoseconds from an (N-(M-1))th rising edge of
5 said second clock signal in a particular CE interval and its
6 rising edge is triggered with a propagation delay of about
7 1200 picoseconds from an (N-(M-1))th falling edge of said
8 second clock signal in said particular CE interval.

1 31. The system for transferring data as set forth in
2 claim 26, wherein said CHOP_CORE4 signal is generated such
3 that its falling edge is triggered with a propagation delay
4 of about 800 picoseconds from an (N-1)th falling edge of said
5 second clock signal in a particular CE interval and its
6 rising edge is triggered with a propagation delay of about
7 800 picoseconds from an Nth rising edge of said second clock
8 signal in said particular CE interval.

1 32. The system for transferring data as set forth in
2 claim 24, wherein said first and second clocks are provided
3 at a ratio of [1:1], and further wherein said intermediary
4 clock signals comprise CHOP_CORE1, CHOP_CORE2, CHOP_CORE3 and
5 CHOP_CORE4 signals such that CHOP_CORE1 = 0 and CHOP_CORE2 =
6 CHOP_CORE3 = CHOP_CORE4 = 1.